ARABICA: A Reconfigurable Arithmetic Block for ISA Customization
نویسندگان
چکیده
We propose a dynamically reconfigurable arithmetic block architecture for customizing embedded application processor instruction sets. Our architecture uses medium-grained arithmetic blocks and a dedicated but reconfigurable interconnection network to support a wide range of instruction-set extensions. Our experimental results demonstrate the performance of our arithmetic block compared to a general-purpose processor, and its areaand energy-e ciency compared to dedicated arithmetic circuits.
منابع مشابه
Configurable Processor Architectures: History and Trends
In this invited talk, we characterize the approaches taken to form customized processors using combinations of programmable processors and Field Programmable Gate Arrays (FPGAs). We investigate these approaches by considering how and where customization takes place. We consider approaches to customize within a processors ISA, and external to the ISA. We also consider how processor customization...
متن کاملPreliminary Work on a Mechanism for Testing a Customized Architecture
Hardware customization for scientific applications has shown a big potential for reducing power consumption and increasing performance. In particular, the automatic generation of ISA extensions for General-Purpose Processors (GPPs) to accelerate domain-specific applications is an active field of research. Those domain-specific customized processors are mostly evaluated in simulation environment...
متن کاملFast Evaluation Methodology for Automatic Custom Hardware Prototyping
Hardware customization for scientific applications has shown a big potential for reducing power consumption and increasing performance. In particular, the automatic generation of ISA extensions for General-Purpose Processors (GPPs) to accelerate domain-specific applications is an active field of research to accelerate [1], [2]. Those domain-specific accelerated processors are mostly evaluated i...
متن کاملFracturable DSP Block for Multi-context Reconfigurable Architectures
Multi-context architectures like NATURE enable low-power applications to leverage fast context switching for improved energy efficiency and lower area footprint. The NATURE architecture incorporates 16-bit reconfigurable DSP blocks for accelerating arithmetic computations, however, their fixed precision prevents efficient re-use in mixed-width arithmetic circuits. This paper presents an improve...
متن کاملρ-VEX: A parameterizable and reconfigurable VLIW processor core for Molen
For my MSc project at the Computer Engineering Laboratory at Delft University of Technology I will design and implement a reconfigurable Very Large Instruction Word (VLIW) processing core, for use within the Molen[6, 9] reconfigurable processing paradigm. The Instruction Set Architecture (ISA) used for this processing core will be VEX[2] (VLIW Example), which is loosely modeled on the ISA of th...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2014